Electronic Design Automation Tools Ppt

Presentation Creator Create stunning presentation online in just 3 steps.
Pro Get powerful tools for managing your contents.
Login
Upload

Download

play prev play next

Electronic Design Automation

Download Presentation

Electronic Design Automation

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript

Electronic Design Automation
Course Outline • Digital circuit design flow • Verilog Hardware Description Language • Logic Synthesis • Multilevel logic minimization • Technology mapping • High-level synthesis • Testability Issues • Physical Design Automation • Floorplanning, placement, routing, etc.
References • Contemporary logic design R.H. Katz, Addison-Wesley Publishing Co., 1993. • Application-specific integrated circuits M.J.S. Smith, Addison-Wesley Publishing Co., 1997. • Modern VLSI design: systems on silicon W. Wolf, Pearson Education, 1998. • Verilog HDL synthesis: a practical primer J. Bhasker, BS Publications, 1998. • High-level synthesis: introduction to chip and system design D.D. Gajski, N.D. Dutt, A.C. Wu and A.Y. Yin, Kluwer Academic Publishers, 1992.
6. Digital systems testing and testable design M. Abramovici, M.A. Breuer and A.D. Friedman, IEEE Press, 1994. 7. Built-in test for VLSI: pseudo-random techniques P. Bardell, W.H. McAnney and J. Savir, J. Wiley & Sons, 1987. 8. An introduction to physical design M. Sarrafzadeh and C.K. Wong, McGraw Hill, 1996. 9. Algorithms for VLSI physical design automation, 3rd Edition N.A. Sherwani, Kluwer Academic Publishers, 1999. 10. VLSI physical design automation: theory and practice S.M. Sait and H. Youssef, World Scientific Pub. Co., 1999.
Digital Circuit Design Flow
Digital Design Process • Design complexity increasing rapidly • Increased size and complexity • CAD tools are essential • The present trend • Standardize the design flow
What is design flow? • Standardized design procedure • Starting from the design idea down to the actual implementation • Encompasses many steps • Specification • Synthesis • Simulation • Layout • Testability analysis • Many more ……
New CAD tools • Based on Hardware description language (HDL) • HDLs provide formats for representing the outputs of various design steps • An HDL based CAD tool transforms from its HDL input into a HDL output which contains more hardware information. • Behavioral level to register transfer level • Register transfer level to gate level • Gate level to transistor level
Two Competing HDLs • Verilog • VHDL • In this course we would be concentrating on Verilog only
Design Idea Behavioral Design Flow Graph, Pseudo Code Data Path Design Bus/Register Structure Simplistic View of Design Flow Logic Design Gate/F-F Netlist Physical Design Transistor Layout Manufacturing Chip / Board
Design Representation • A design can be represented at various levels from three different angles: • Behavioral • Structural • Physical • Can be represented by Y-diagram
BEHAVIORAL DOMAIN STRUCTURAL DOMAIN Gates Adders Registers Programs Specifications Transistors / Layouts Cells Chips / Boards PHYSICAL DOMAIN
Behavioral Representation • Specifies how a particular design should respond to a given set of inputs. • May be specified by • Boolean equations • Tables of input and output values • Algorithms written in standard HLL like C • Algorithms written in special HDL like Verilog
Behavioral representation :: example • A n-bit adder is constructed by cascading n 1-bit adders. A 1-bit adder has - two operand inputs A and B - a carry input C - a carry output Cy - a sum output S S = A.B'.C' + A'.B'.C + A'.B.C' + A.B.C Cy = A.B + A.C + B.C
An algorithmic level description of Cy module carry (cy, a, b, c); input a, b, c; output cy; assign cy = (a&b) | (b&c) | (c&a); endmodule
Boolean behavioral specification for Cy primitive carry (cy, a, b, c); input a, b, c; output cy; table // a b c co 1 1 ? : 1 ; 1 ? 1 : 1 ; ? 1 1 : 1 ; 0 0 ? : 0 ; 0 ? 0 : 0 ; ? 0 0 : 0 ; endtable endprimitive
Structural Representation • Specifies how components are interconnected. • In general, the description is a list of modules and their interconnects. • called netlist. • can be specified at various levels.
At the structural level, the levels of abstraction are • the module level • the gate level • the switch level • the circuit level • In each level more detail is revealed about the implementation.
add4 add add add add carry sum carry sum carry sum carry sum
Structural representation :: example 4-bit adder module add4 (s, cy4, cy_in, x, y); input [3:0] x, y; input cy_in; output [3:0] s; output cy4; wire [2:0] cy_out; add B0 (cy_out[0], s[0], x[0], y[0], ci); add B1 (cy_out[1], s[1], x[1], y[1], cy_out[0]); add B2 (cy_out[2], s[2], x[2], y[2], cy_out[1]); add B3 (cy4, s[3], x[3], y[3], cy_out[2]); endmodule
module add (cy_out, sum, a, b, cy_in); input a, b, cy_in; output sum, cy_out; sum s1 (sum, a, b, cy_in); carry c1 (cy_out, a, b, cy_in); endmodule module carry (cy_out, a, b, cy_in); input a, b, cy_in; output cy_out; wire t1, t2, t3; and g1 (t1, a, b); and g2 (t2, a, c); and g3 (t3, b, c); or g4 (cy_out, t1, t2, t3); endmodule
Physical Representation • The lowest level of physical specification. • Photo-mask information required by the various processing steps in the fabrication process. • At the module level, the physical layout for the 4-bit adder may be defined by a rectangle or polygon, and a collection of ports.
Physical representation -- example Imaginary physical description for 4-bit adder module add4; input x[3:0], y[3:0]; input cy_in; output s[3:0]; output cy4; boundary [0, 0, 130, 500]; port x[0] aluminum width = 1 origin = [0, 35]; port y[0] aluminum width = 1 origin = [0, 85]; port cy_in polysilicon width = 2 origin = [70, 0]; port s[0] aluminum width = 1 origin = [120, 65]; add a0 origin = [0, 0]; add a1 origin = [0, 120]; endmodule
Digital IC Design Flow: A quick look Pre-layout Simulation Design Entry Logical design (front-end CAD) Logic Synthesis Partitioning Post-layout Simulation Physical design (back-end CAD) Floorplanning Placement Circuit Extraction Routing